

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application



APPL NUM	10021497	FILING DATE	12/19/2001	CLASS	257	SUBCLASS	374	GAU	2811	EXAMINER	3822
----------	----------	-------------	------------	-------	-----	----------	-----	-----	------	----------	------

**APPLICANTS: En William, Michael Mark; Wang Hai; Chan Simon;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH <input type="checkbox"/>		- RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		Verified and Acknowledged Examiners' initials	
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO 50432-477	
TITLE: Array of gate dielectric structures to measure gate dielectric thickness and parasitic capacitance			
U.S. DEPT. OF COMMERCE/PAT. & TM.-PTO-1361 (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		Assistant Examiner		Total Claims		Print Claim for O.G.		CLAIMS ALLOWED	
ISSUE FEE		Amount Due		Date Paid		DRAWING		Sheets Dwg. Figs. Dwg. Print Fig.	
DISCLAIMER		PREPARED FOR ISSUE		Primary Examiner		Application Examiner		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	
<input type="checkbox"/> TERMINAL		FILED WITH: <input type="checkbox"/> DISK (CRF) <input type="checkbox"/> CD-ROM							

(Attached in pocket on right inside flap)